Fixed VHDL update for Vivado 2021.1
Mitch Burnett authored
I initialise the array to zero using new VHDL standard
3444a2a2
Name Last commit Last update